THE INSTITUTION
OF ELECTRICAL
ENGINEERS

IEE PROCEEDINGS-G

Circuits, Devices and Systems

Vol. 139, 1992

Published by
The IEE, Savoy Place, London WC2R 0BL, United Kingdom
Publishing Department: Michael Faraday House, Six Hills Way, Stevenage, Herts. SG1 2AY, United Kingdom

IEE Proceedings-G

Circuits, Devices and Systems

The Institution of Electrical Engineers, Savoy Place, London WC2R 0BL, United Kingdom
Publishing Department: Michael Faraday House, Six Hills Way, Stevenage, Herts. SG1 2AY, United Kingdom

Volume 139 1992 UK ISSN 0956–3768

HONORARY EDITORS

Dr. D.G. Haigh (*University College, London*)
Dr. S.S. Lawson (*University of Warwick*)
Prof. P.H. Saul (*Plessey Research Ltd*)

Pages in issues of *IEE Proceedings-G*, 1992

Pages	Issue No.	Date
1–140	1	February
141–268	2	April
269–412	3	June
413–556	4	August
557–620	5	October
621–684	6	December

This publication is copyright under the Berne Convention and the International Copyright Convention. All rights reserved. Apart from any copying under the UK Copyright, Designs and Patents Act 1988, Part 1, Section 38, whereby a single copy of this article may be supplied, under certain conditions, for the purposes of research or private study, by a library of a class prescribed by The Copyright (Librarians and Archivists) (Copying of Copyright Material) Regulations 1989: SI 1989/1212, no part of this publication may be reproduced, stored in a retrieval system or transmitted in any form or by any means without the prior permission of the copyright owners. Permission is, however, not required to copy abstracts of papers or articles on condition that a full reference to the source is shown.

Single copies may be made for the purpose of research or private study.

Authorisation to photocopy items for internal or personal use, or for the internal or personal use of specific clients, is granted by the Institution of Electrical Engineers for libraries and other users registered with the Copyright Clearance Center Transactional Reporting Service, provided that the base fee of $3.00 per copy is paid directly to the Copyright Clearance Center, Inc., 21 Congress Street, Salem, MA 01970, USA. 0956–3768/92 $3.00 + 0.00. This consent does not extend to other kinds of copying, such as copying for general distribution, for advertising or promotional purposes, for creating new collective works, or for resale.

Multiple copying of the content of this publication without permission is always illegal.

Photocopies of individual papers published in the *IEE Proceedings* can be supplied from the IEE Library at 10p per page plus a handling charge. The handling charge is waived if reprints are collected from Savoy Place by purchasers.

The telephone number of the IEE London office is 071 240 1871; telex: 261176 IEELDN G; facsimile: 071 240 7735.

The IEE is not as a body responsible for the opinions expressed by individual authors in *IEE Proceedings Part G*.
The IEE is a member of the Association of Learned & Professional Society Publishers.

© 1992: The Institution of Electrical Engineers

Secretary of the IEE: J.C. Williams, PhD, CEng, FIEE
Managing Editor: Gill Wheeler; *Senior Assistant Editor:* Kerry Blewett
Graphics Manager: Maurice Partridge

Typeset by: Santype International Limited, Salisbury, Wiltshire, United Kingdom
Printed by: Unwin Brothers Ltd., Old Woking, Surrey, United Kingdom

Index

IEE Proceedings-G
Circuits, Devices and Systems
Vol. 139, 1992

ABBREVIATIONS

p paper, address or lecture
d discussion on a paper
a abstract of paper or address
e errata

Author index

A

Ahmadi, M., Gargour, C.S., and Ramachandran, V. see Gargour, C.S.
Ahmadi, M., Mazinani, A., Shridhar, M., and Ramachandran, V. Simple methods for the design of 2D recursive digital filters with noncircular cutoff boundary p427
Ainscough, J., Southall, D.M., Oakey, S., and Goodwin, A. Behavioural synthesis support system for undergraduate teaching p149
Al-Ghamdi, F., and El-Hennawy, A. see El-Hennawy, A.
Al-Qutayri, M.A., and Shepherd, P.R. Go/no-go testing of analogue macros p534
Allende, M.A., Bracho, S., Villar, E., Martínez, M., and Sánchez, P. see Bracho, S.
Amer, F.Z., and Salama, A.E. see Salama, A.E.
Amin, A.A.M. Design, selection and implementation of flash erase EEPROM memory cells p370
Anglada, R., Rubio, A., and Pons, J. see Rubio, A.
Arechabala, J., Boemo, E.I., Meneses, J., Moreno, F., and Lopez Barrio, C. Full systolic binary multiplier p188

B

Battelini, J., and Razavi, H.M. see Razavi, H.M.
Beck, M.S., Dickin, F.J., Hoyle, B.S., Hunt, A, Huang, S.M., Ilyas, O., Lenn, C., Waterfall, R.C., Williams, R.A., and Xie, C.G. see Dickin, F.J.
Beck, M.S., Huang, S.M., Xie, C.G., Thorn, R., and Snowden, D. see Huang, S.M.
Beck, M.S., Xie, C.G., Huang, S.M., Hoyle, B.S., Thorn, R., Lenn, C., and Snowden, D. see Xie, C.G.
Belkadi, M., and Mouftah, H.T. Modelling and test generation for MOS transmission gate stuck-open faults p17
Benmahammed, K. On evaluation of the product $H(z_1, z_2)H(z_1^{-1}, z_2^{-1})$ p413
Benyon-Tinker, G., Cheung, P.Y.K., Ferrari, A., and de Wilde, P. see Cheung, P.Y.K.
Bermudez, J.C.M., Schneider, M.C., and Montoro, C.G. Compatibility of switched capacitor filters with VLSI processes p413
Bhattacharya, P.K., Savio, A.D., Kousik, G.S., and Nandakumar, R.P. see Savio, A.D.
Bhattacharyya, B.B., Raut, R., and Faruque, S.M. see Raut, R.
Bi, G., and Jones, E.V. High-performance bit-serial adders and multipliers p109
Blair, G.M. Skew-free clock distribution for standard-cell VLSI designs p265
Boemo, E.I., Arechabala, J., Meneses, J., Moreno, F., and Lopez Barrio, C. see Arechabala, J.
Bracho, S., Villar, E., Martínez, M., Sánchez, P., and Allende, M.A. VLSI design training and education in the University of Cantabria within EUROCHIP p234

C

Capstick, M.H., Darwazeh, I., Lane, P.M., Marnane, W.P., Moreira, P., Watkins, L.R., and O'Reilly, J.J. see Darwazeh, I.
Carballo, P.P., Sarmiento, R., and Núñez, A. see Sarmiento, R.
Carlosena, A., Müller, D., and Moschytz, G.S. Resistively variable capacitors using general impedance convertors p507
Carruthers, C., and Mavor, J. Noise characteristics of *n*-channel deep-depletion mode MOS transistors p377
Cederbaum, I. Analogy between VLSI floorplanning problems and realisation of a resistive network p99
Chang-Liao, K.-S., and Hwu, J.-G. Performance prediction and function recovery of CMOS circuits damaged by Co-60 irradiation p319
Charalambous, C. Conjugate gradient algorithm for efficient training of artificial neural networks p301
Charalambous, C., and Saleh, M.M. Design of zero-phase spherically symmetric *N*-dimensional IIR digital filters p419
Chen, B.-S., Peng, S.-C., and Chiou, B.-W. IIR filter design via optimal Hankel-norm approximation p586
Chen, C.-H., Guo, T.-Y., Hwang, C., and Shieh, L.-S. see Guo, T.-Y.
Chen, C.H., Liu, B.D., Tsay, C.S., and Fuh, R.L. see Liu, B.D.
Chen, C.Y.R., and Singh, U. see Singh, U.
Chen, D.J., and Sheu, B.J. Generalised approach to automatic custom layout of analogue ICs p481
Cheung, P.Y.K., Ferrari, A., de Wilde, P., and Benyon-Tinker, G. Neural network processor: A vehicle for teaching system design p244
Chiou, B.-W., Chen, B.-S., and Peng, S.-C. see Chen, B.-S.
Chong, J.W.W., and Forbes, R.G. Design of basic CMOS cell library p256
Chow, H.-C., Feng, W.-S., and Kuo, J.B. Simple analytical model for short-channel MOS devices p405
Cobley, R. VLSI design and CAE at Exeter University p183
Colley, M.J., Massara, R.E., Standeven, J., Green, A.D.P., Mack, R.J., Monaghan, S., Noakes, P.D., Ritchie, G.J., and Sagar, V.K. see Massara, R.E.
Czarkowski, D., and Kazimierczuk, M.K. Static- and dynamic-circuit models of PWM buck-derived DC–DC convertors p669

D

Dąbrowski, A., Menzi, U., and Moschytz, G.S. Design of switched-capacitor FIR filters with application to a low-power MFSK receiver p450
Darwazeh, I., Lane, P.M., Marnane, W.P., Moreira, P., Watkins, L.R., Capstick, M.H., and O'Reilly, J.J. GaAs MMIC optical receiver with embedded signal processing p241
De wilde, P., Cheung, P.Y.K., Ferrari, A., and Benyon-Tinker, G. see Cheung, P.Y.K.
Dias, V.F., Palmisano, G., O'Leary, P., and Maloberti, F. Fundamental limitations of switched-capacitor sigma-delta modulators p27
Dias, V.F., Palmisano, G., and Maloberti, F. Noise in mixed continuous-time switched-capacitor sigma-delta modulators p680
Dickin, F.J., Hoyle, B.S., Hunt, A, Huang, S.M., Ilyas, O., Lenn, C., Waterfall, R.C., Williams, R.A., Xie, C.G., and Beck, M.S. Tomographic imaging of industrial process equipment: techniques and applications p72
Dunlop, J., Girma, D., and Lysaght, P. Alternative approach to ASIC design methodology based on reconfigurable logic devices p217

E

El-Hajj, A., Kabalan, K.Y., and Yehia, M. Simulation of a class of integrated circuits using spreadsheets p607
El-Hennawy, A., and Al-Ghamdi, F. Study and characterisation of MOSFET integrated magnetodetector based on hot carrier detection p119
Endean, V.G. Adaptive learning circuit based on the Walsh transform p23
England, P.J., and Rodriguez-Tellez, J. see Rodriguez-Tellez, J.
Evans, P.S.A., Pritchard, T.I., and Taylor, D. see Pritchard, T.I.

F

Fabre, A., and Houle, J.-L. Voltage-mode and current-mode Sallen-Key implementations based on translinear conveyors p491
Faruque, S.M., Raut, R., and Bhattacharyya, B.B. see Raut, R.
Feng, W.-S., Chow, H.-C., and Kuo, J.B. see Chow, H.-C.
Fernandes, C.F., and Santos, H.A. Probabilistic approach for hot electron transport p569
Ferrari, A., Cheung, P.Y.K., de Wilde, P., and Benyon-Tinker, G. see Cheung, P.Y.K.
Ferreira, L.A.F.M. Tellegen theorem and modelling of power systems — PV buses and nonlinear formulas p136
Forbes, R.G., and Chong, J.W.W. see Chong, J.W.W.
Frater, M.R., and Pike, D.B. Computer-aided interactive filter design using templates p277
Fuh, R.L., Liu, B.D., Tsay, C.S., and Chen, C.H. see Liu, B.D.

G

Gargour, C.S., Ramachandran, V., and Ahmadi, M. Inversion of continued-fraction expansion of multidimensional transfer functions using derivatives and graphs p395
Ghosh, D., and Patranabis, D. Software based linearisation of thermistor type nonlinearity p339
Girma, D., Dunlop, J., and Lysaght, P. see Dunlop, J.
Goodwin, A., Ainscough, J., Southall, D.M., and Oakey, S. see Ainscough, J.
Green, A.D.P., Massara, R.E., Standeven, J., Colley, M.J., Mack, R.J., Monaghan, S., Noakes, P.D., Ritchie, G.J., and Sagar, V.K. see Massara, R.E.
Guggenbühl, W., and Robertini, A. see Robertini, A.
Guo, T.-Y., Hwang, C., Shieh, L.-S., and Chen, C.-H. Reduced-order models of 2-D linear discrete separable-denominator system using bilinear Routh approximations p45

H

Harrison, C.G.M., Jones, P.L., and King, D. VLSI project management in an undergraduate course p167
Hatano, H. Radiation hardened high performance CMOS VLSI circuit designs p287
Hatzopoulos, A.A., and Kontoleon, J.M. Fault diagnosis in large analogue circuits based on hybrid decomposition p311
Hawken, R.E., Yu, J., and Sandler, M.B. see Yu, J.
Hoile, G.A., and Reader, H.C. Nonlinear MOSFET model for the design of RF power amplifiers p574
Holburn, D.M., Moore, D.F., Nockolds, C.E., and Rosolen, G.C. see Moore, D.F.
Holmes, P.G., Patterson, E.B., and Morley, D. see Patterson, E.B.
Houle, J.-L., and Fabre, A. see Fabre, A.
Howes, R., Redman-White, W., Nichols, K.G., Murray, S.J., and Mole, P.J. Silicon-on-sapphire MOSFET model for analogue circuit simulation p33
Hoyle, B.S., Dickin, F.J., Hunt, A, Huang, S.M., Ilyas, O., Lenn, C., Waterfall, R.C., Williams, R.A., Xie, C.G., and Beck, M.S. see Dickin, F.J.
Hoyle, B.S., Xie, C.G., Huang, S.M., Thorn, R., Lenn, C., Snowden, D., and Beck, M.S. see Xie, C.G.
Huang, S.M., Dickin, F.J., Hoyle, B.S., Hunt, A, Ilyas, O., Lenn, C., Waterfall, R.C., Williams, R.A., Xie, C.G., and Beck, M.S. see Dickin, F.J.
Huang, S.M., Xie, C.G., Hoyle, B.S., Thorn, R., Lenn, C., Snowden, D., and Beck, M.S. see Xie, C.G.
Huang, S.M., Xie, C.G., Thorn, R., Snowden, D., and Beck, M.S. Design of sensor electronics for electrical capacitance tomography p83
Huertas, J.L., Linares-Barranco, B., Rodríguez-Vázquez, A., and Sánchez-Sinencio, E. see Linares-Barranco, B.
Hunt, A, Dickin, F.J., Hoyle, B.S., Huang, S.M., Ilyas, O., Lenn, C., Waterfall, R.C., Williams, R.A., Xie, C.G., and Beck, M.S. see Dickin, F.J.
Hwang, C., Guo, T.-Y., Shieh, L.-S., and Chen, C.-H. see Guo, T.-Y.
Hwu, J.-G., and Chang-Liao, K.-S. see Chang-Liao, K.-S.

I

Ilyas, O., Dickin, F.J., Hoyle, B.S., Hunt, A, Huang, S.M., Lenn, C., Waterfall, R.C., Williams, R.A., Xie, C.G., and Beck, M.S. see Dickin, F.J.

J

Jalaleddine, S.M.S., and Johnson, L.G. Associative memory integrated circuit based on neural mutual inhibition p445
Jen, C.-W., and Lee, C.L. see Lee, C.L.
Jen, C.-W., and Liu, C.-M. see Liu, C.-M.
Joeressen, O., Oerder, M., Serra, R., and Meyr, H. DIRECS: system design of a 100 Mbit/s digital receiver p222
Johnson, L.G., and Jalaleddine, S.M.S. see Jalaleddine, S.M.S.
Jones, E.V., and Bi, G. see Bi, G.
Jones, P.L. The UK ECAD initiative 1986–1991: an appraisal p143
Jones, P.L., Harrison, C.G.M., and King, D. see Harrison, C.G.M.
Jones, S. 100 Mbit/s adaptive data compressor design using selectively shiftable content-addressable memory p498
Jones, S., and Spray, A. see Spray, A.

K

Kabalan, K.Y., El-Hajj, A., and Yehia, M. see El-Hajj, A.
Kajihara, S., Rubio, A., and Kinoshita, K. see Rubio, A.
Kang, W.-J., and Lee, J.-H. see Lee, J.-H.
Kaplan, B.Z., and Rabinovici, R. see Rabinovici, R.
Kazimierczuk, M.K., and Czarkowski, D. see Czarkowski, D.
Kazimierczuk, M.K., and Szaraniec, W. Analysis of a Class E rectifier with a series capacitor p269
Kenington, P.B. Efficiency of feedforward amplifiers p591
Kenington, P.B., and Wilkinson, R.J. see Wilkinson, R.J.
King, D., Harrison, C.G.M., and Jones, P.L. see Harrison, C.G.M.
Kinoshita, K., Rubio, A., and Kajihara, S. see Rubio, A.
Kontoleon, J.M., and Hatzopoulos, A.A. see Hatzopoulos, A.A.
Kousik, G.S., Savio, A.D., Bhattacharya, P.K., and Nandakumar, R.P. see Savio, A.D.
Kuo, J.B., Chow, H.-C., and Feng, W.-S. see Chow, H.-C.

L

Lam, V.M.T., Poole, C.R., and Yip, P.C.L. Exact noise figure of a noisy two-port with feedback p473
Lane, P.M., Darwazeh, I., Marnane, W.P., Moreira, P., Watkins, L.R., Capstick, M.H., and O'Reilly, J.J. see Darwazeh, I.
Lawson, S.S., and Wicks, A. Design of efficient digital filters satisfying arbitrary loss and delay specifications p611
Lee, C.L., and Jen, C.-W. Bit-sliced median filter design based on majority gate p63
Lee, J.-H., and Kang, W.-J. Designing filters for polyphase filter banks p363
Lenn, C., Dickin, F.J., Hoyle, B.S., Hunt, A, Huang, S.M., Ilyas, O., Waterfall, R.C., Williams, R.A., Xie, C.G., and Beck, M.S. see Dickin, F.J.
Lenn, C., Xie, C.G., Huang, S.M., Hoyle, B.S., Thorn, R., Snowden, D., and Beck, M.S. see Xie, C.G.
Leslie, T.C., and Singh, B. Sigma-delta modulators with multibit quantising elements and single-bit feedback p356
Lin, T.-P., and Liu, J.-C. see Liu, J.-C.
Linares-Barranco, B., Rodríguez-Vázquez, A., Sánchez-Sinencio, E., and Huertas, J.L. Generation, design and tuning of OTA-C high-frequency sinusoidal oscillators p557
Liou, J.J. Semiconductor device physics and modelling. Part 1: Overview of fundamental theories and equations p646
Liou, J.J. Semiconductor device physics and modelling. Part 2: Overview of models and their applications p655
Liou, J.J., and Shakouri, H. see Shakouri, H.
Liou, J.J., and Yuan, J.S. Optically driven photoconductive devices for power switching application. Part II: Thermal modelling including heat sink p350
Liu, B.D., Tsay, C.S., Chen, C.H., and Fuh, R.L. Novel A/D convertor with median filtering of programmable window length p621
Liu, C.-M., and Jen, C.-W. On the design of VLSI arrays for discrete Fourier transform p541
Liu, J.-C., and Lin, T.-P. Recursive Hartley filter — a new efficient digital-prefilter structure p438
Lopez Barrio, C., Arechabala, J., Boemo, E.I., Meneses, J., and Moreno, F. see Arechabala, J.
Lysaght, P., Dunlop, J., and Girma, D. see Dunlop, J.

M

Mack, R.J., Massara, R.E., Standeven, J., Colley, M.J., Green, A.D.P., Monaghan, S., Noakes, P.D., Ritchie, G.J., and Sagar, V.K. see Massara, R.E.
Maloberti, F., Dias, V.F., Palmisano, G., and O'Leary, P. see Dias, V.F.
Maloberti, F., Dias, V.F., and Palmisano, G. see Dias, V.F.
Mar, J., and Yuh, H.J. Analysis and simulation of automatic bias reduction circuit in a coherent detector p57
Marnane, W.P., Darwazeh, I., Lane, P.M., Moreira, P., Watkins, L.R., Capstick, M.H., and O'Reilly, J.J. see Darwazeh, I.
Martínez, M., Bracho, S., Villar, E., Sánchez, P., and Allende, M.A. see Bracho, S.
Martin, J.D., and Shepherd, P.R. see Shepherd, P.R.
Massara, R.E., Standeven, J., Colley, M.J., Green, A.D.P., Mack, R.J., Monaghan, S., Noakes, P.D., Ritchie, G.J., and Sagar, V.K. VLSI design: developments in teaching and research at the University of Essex p171
Massara, R.E., and Younis, A.T. see Younis, A.T.
Mavor, J., and Carruthers, C. see Carruthers, C.
Mazinani, A., Ahmadi, M., Shridhar, M., and Ramachandran, V. see Ahmadi, M.
McGowan, R., and Mizan, M. see Mizan, M.
Meneses, J., Arechabala, J., Boemo, E.I., Moreno, F., and Lopez Barrio, C. see Arechabala, J.
Menzi, U., Dąbrowski, A., and Moschytz, G.S. see Dąbrowski, A.
Meyr, H., Joeressen, O., Oerder, M., and Serra, R. see Joeressen, O.
Middelhoek, M.G. Improved objective function for device model parameter extraction p126
Mizan, M., and McGowan, R. Residual phase noise performance of X-band GaAs FET amplifiers at liquid nitrogen temperature p37
Mole, P.J., Howes, R., Redman-White, W., Nichols, K.G., and Murray, S.J. see Howes, R.
Monaghan, S., Massara, R.E., Standeven, J., Colley, M.J., Green, A.D.P., Mack, R.J., Noakes, P.D., Ritchie, G.J., and Sagar, V.K. see Massara, R.E.
Montoro, C.G., Bermudez, J.C.M., and Schneider, M.C. see Bermudez, J.C.M.
Moore, D.F., Holburn, D.M., Nockolds, C.E., and Rosolen, G.C. CMOS ring oscillators as teaching tools p199
Moreira, P., Darwazeh, I., Lane, P.M., Marnane, W.P., Watkins, L.R., Capstick, M.H., and O'Reilly, J.J. see Darwazeh, I.
Moreno, F., Arechabala, J., Boemo, E.I., Meneses, J., and Lopez Barrio, C. see Arechabala, J.
Morley, D., Patterson, E.B., and Holmes, P.G. see Patterson, E.B.
Moschytz, G.S., Carlosena, A., and Müller, D. see Carlosena, A.
Moschytz, G.S., Dąbrowski, A., and Menzi, U. see Dąbrowski, A.
Mouftah, H.T., and Belkadi, M. see Belkadi, M.
Müller, D., Carlosena, A., and Moschytz, G.S. see Carlosena, A.
Murray, S.J., Howes, R., Redman-White, W., Nichols, K.G., and Mole, P.J. see Howes, R.

N

Nandakumar, R.P., Savio, A.D., Bhattacharya, P.K., and Kousik, G.S. see Savio, A.D.
Nichols, K.G., Howes, R., Redman-White, W., Murray, S.J., and Mole, P.J. see Howes, R.
Noakes, P.D., Massara, R.E., Standeven, J., Colley, M.J., Green, A.D.P., Mack, R.J., Monaghan, S., Ritchie, G.J., and Sagar, V.K. see Massara, R.E.
Nockolds, C.E., Moore, D.F., Holburn, D.M., and Rosolen, G.C. see Moore, D.F.
Nowrouzian, B. Theory and design of LDI lattice digital and switched-capacitor filters p517
Núñez, A., Sarmiento, R., and Carballo, P.P. see Sarmiento, R.

O

O'Leary, P., Dias, V.F., Palmisano, G., and Maloberti, F. see Dias, V.F.
O'Reilly, J.J., Darwazeh, I., Lane, P.M., Marnane, W.P., Moreira, P., Watkins, L.R., and Capstick, M.H. see Darwazeh, I.
Oakey, S., Ainscough, J., Southall, D.M., and Goodwin, A. see Ainscough, J.
Oerder, M., Joeressen, O., Serra, R., and Meyr, H. see Joeressen, O.
Osowski, S. Optimisation approach to the analysis of piecewise-linear convex circuits p295

P

Palmisano, G., Dias, V.F., O'Leary, P., and Maloberti, F. see Dias, V.F.
Palmisano, G., Dias, V.F., and Maloberti, F. see Dias, V.F.
Patranabis, D., and Ghosh, D. see Ghosh, D.
Patterson, E.B., Holmes, P.G., and Morley, D. Electronic design automation (EDA) techniques for the design of power electronic control systems p191
Peng, S.-C., Chen, B.-S., and Chiou, B.-W. see Chen, B.-S.
Pike, D.B., and Frater, M.R. see Frater, M.R.
Pons, J., Rubio, A., and Anglada, R. see Rubio, A.
Poole, C.R., Lam, V.M.T., and Yip, P.C.L. see Lam, V.M.T.
Pritchard, T.I., Evans, P.S.A., and Taylor, D. Development of generic testing strategies for mixed-signal integrated circuits p231

Q

Quigley, S.F., Walke, R.L., and Webb, P.W. see Walke, R.L.

R

Rabinovici, R., and Kaplan, B.Z. Simple and direct computer simulation of continuous-mode resonant convertors in steady state p411
Ramírez-Angulo, J. Low-voltage BICMOS vertical OTA p553
Ramachandran, V., Ahmadi, M., Mazinani, A., and Shridhar, M. see Ahmadi, M.
Ramachandran, V., Gargour, C.S., and Ahmadi, M. see Gargour, C.S.
Raut, R., Bhattacharyya, B.B., and Faruque, S.M. Systolic array architecture implementation of parasitic-insensitive switched-capacitor filters p384
Razavi, H.M., and Battelini, J. Design of a residue arithmetic multiplier p581
Reader, H.C., and Hoile, G.A. see Hoile, G.A.
Redman-White, W., Howes, R., Nichols, K.G., Murray, S.J., and Mole, P.J. see Howes, R.
Ritchie, G.J., Massara, R.E., Standeven, J., Colley, M.J., Green, A.D.P., Mack, R.J., Monaghan, S., Noakes, P.D., and Sagar, V.K. see Massara, R.E.
Robertini, A., and Guggenbühl, W. Modelling and settling times of amplifiers in SC circuits p131
Rodríguez-Vázquez, A., Linares-Barranco, B., Sánchez-Sinencio, E., and Huertas, J.L. see Linares-Barranco, B.
Rodriguez-Tellez, J. Microwave probe for circuit/device testing p333
Rodriguez-Tellez, J., and England, P.J. Five-parameter DC GaAs MESFET model for nonlinear circuit design p325
Rosolen, G.C., Moore, D.F., Holburn, D.M., and Nockolds, C.E. see Moore, D.F.
Rubio, A., Kajihara, S., and Kinoshita, K. Class of undetectable stuck-open branches in CMOS memory elements p503
Rubio, A., Pons, J., and Anglada, R. Crosstalk tolerant latch circuit p5

S

Sánchez, P., Bracho, S., Villar, E., Martínez, M., and Allende, M.A. see Bracho, S.
Sánchez-Sinencio, E., Linares-Barranco, B., Rodríguez-Vázquez, A., and Huertas, J.L. see Linares-Barranco, B.
Sagar, V.K., Massara, R.E., Standeven, J., Colley, M.J., Green, A.D.P., Mack, R.J., Monaghan, S., Noakes, P.D., and Ritchie, G.J. see Massara, R.E.
Salama, A.E., and Amer, F.Z. Parameter identification approach to fault diagnosis of switched capacitor circuits p467
Saleh, M.M., and Charalambous, C. see Charalambous, C.
Sandler, M. New synthesis techniques for high order all-pole filters p9
Sandler, M.B., Yu, J., and Hawken, R.E. see Yu, J.
Sangwine, S.J. Diagnosis of multiple faults in combinational digital circuits by modelling of transition propagation along critical paths p594
Santos, H.A., and Fernandes, C.F. see Fernandes, C.F.
Sarmiento, R., Carballo, P.P., and Núñez, A. High speed primitives of hardware accelerators for DSP in GaAs technology p205
Savio, A.D., Bhattacharya, P.K., Kousik, G.S., and Nandakumar, R.P. The effect of substrate resistivity on threshold voltage shifts due to radiation-induced damage in IGFET p400
Schneider, M.C., Bermudez, J.C.M., and Montoro, C.G. see Bermudez, J.C.M.
Serra, R., Joeressen, O., Oerder, M., and Meyr, H. see Joeressen, O.
Shakouri, H., and Liou, J.J. Optically driven photoconductive devices for power switching application. Part I: Theory and experimental results p343
Shepherd, P.R., and Al-Qutayri, M.A. see Al-Qutayri, M.A.
Shepherd, P.R., and Martin, J.D. Implementation of an IC design teaching course p161
Sheu, B.J., and Chen, D.J. see Chen, D.J.
Shieh, L.-S., Guo, T.-Y., Hwang, C., and Chen, C.-H. see Guo, T.-Y.
Shridhar, M., Ahmadi, M., Mazinani, A., and Ramachandran, V. see Ahmadi, M.
Singh, B., and Leslie, T.C. see Leslie, T.C.
Singh, U., and Chen, C.Y.R. Technique for 1-dimensional VLSI layout generation p635
Snowden, D., Huang, S.M., Xie, C.G., Thorn, R., and Beck, M.S. see Huang, S.M.
Snowden, D., Xie, C.G., Huang, S.M., Hoyle, B.S., Thorn, R., Lenn, C., and Beck, M.S. see Xie, C.G.
Southall, D.M., Ainscough, J., Oakey, S., and Goodwin, A. see Ainscough, J.
Spray, A., and Jones, S. Performance trade-offs of globally clocked data-driven arrays p527
Srivastava, A. Low temperature behaviour of channel transit time constant in MOS transistor p104

Standeven, J., Massara, R.E., Colley, M.J., Green, A.D.P., Mack, R.J., Monaghan, S., Noakes, P.D., Ritchie, G.J., and Sagar, V.K. see Massara, R.E.
Starzyk, J.A., and Stenbakken, G.N. see Stenbakken, G.N.
Stenbakken, G.N., and Starzyk, J.A. Diakoptic and large change sensitivity analysis p114
Stouraitis, T. Efficient convertors for residue and quadratic-residue number systems p626
Szaraniec, W., and Kazimierczuk, M.K. see Kazimierczuk, M.K.

T

Taylor, D., Pritchard, T.I., and Evans, P.S.A. see Pritchard, T.I.
Thanailakis, A., Tzionas, P., and Tsalides, Ph. see Tzionas, P.
Thorn, R., Huang, S.M., Xie, C.G., Snowden, D., and Beck, M.S. see Huang, S.M.
Thorn, R., Xie, C.G., Huang, S.M., Hoyle, B.S., Lenn, C., Snowden, D., and Beck, M.S. see Xie, C.G.
Tsalides, Ph., Tzionas, P., and Thanailakis, A. see Tzionas, P.
Tsay, C.S., Liu, B.D., Chen, C.H., and Fuh, R.L. see Liu, B.D.
Tzionas, P., Tsalides, Ph., and Thanailakis, A. Design and VLSI implementation of a pattern classifier using pseudo 2D cellular automata p661

V

Villar, E., Bracho, S., Martínez, M., Sánchez, P., and Allende, M.A. see Bracho, S.

W

Walczowski, L.T., Waller, W.A.J., and Wells, E. Teaching full-custom design skills using ChipWise p154
Walke, R.L., Quigley, S.F., and Webb, P.W. Design of an analogue subthreshold multiplier suitable for implementing an artificial neural network p261
Waller, W.A.J., Walczowski, L.T., and Wells, E. see Walczowski, L.T.
Waterfall, R.C., Dickin, F.J., Hoyle, B.S., Hunt, A, Huang, S.M., Ilyas, O., Lenn, C., Williams, R.A., Xie, C.G., and Beck, M.S. see Dickin, F.J.
Watkins, L.R., Darwazeh, I., Lane, P.M., Marnane, W.P., Moreira, P., Capstick, M.H., and O'Reilly, J.J. see Darwazeh, I.
Webb, P.W., Walke, R.L., and Quigley, S.F. see Walke, R.L.
Wells, E., Walczowski, L.T., and Waller, W.A.J. see Walczowski, L.T.
Wicks, A., and Lawson, S.S. see Lawson, S.S.
Wilkinson, R.J., and Kenington, P.B. Specification of error amplifiers for use in feedforward transmitters p477
Williams, R.A., Dickin, F.J., Hoyle, B.S., Hunt, A, Huang, S.M., Ilyas, O., Lenn, C., Waterfall, R.C., Xie, C.G., and Beck, M.S. see Dickin, F.J.

X

Xie, C.G., Dickin, F.J., Hoyle, B.S., Hunt, A, Huang, S.M., Ilyas, O., Lenn, C., Waterfall, R.C., Williams, R.A., and Beck, M.S. see Dickin, F.J.
Xie, C.G., Huang, S.M., Hoyle, B.S., Thorn, R., Lenn, C., Snowden, D., and Beck, M.S. Electrical capacitance tomography for flow imaging: system model for development of image reconstruction algorithms and design of primary sensors p89
Xie, C.G., Huang, S.M., Thorn, R., Snowden, D., and Beck, M.S. see Huang, S.M.

Y

Yehia, M., El-Hajj, A., and Kabalan, K.Y. see El-Hajj, A.
Yip, P.C.L., Lam, V.M.T., and Poole, C.R. see Lam, V.M.T.
Younis, A.T., and Massara, R.E. Automated synthesis of switched-capacitor ladder filters within an analogue silicon compilation environment p249
Yu, J., Sandler, M.B., and Hawken, R.E. Adaptive quantisation for one-bit sigma-delta modulation p39
Yuan, J.S., and Liou, J.J. see Liou, J.J.
Yuh, H.J., and Mar, J. see Mar, J.

Z

Zhang, X. Rapid determination of long generation lifetime p1

Subject index

ACOUSTOELECTRIC EFFECTS

New synthesis techniques for high order all-pole filters. M. Sandler p9

AMPLIFIERS

Efficiency of feedforward amplifiers. P.B. Kenington p591
Modelling and settling times of amplifiers in SC circuits. A. Robertini and W. Guggenbühl p131
Nonlinear MOSFET model for the design of RF power amplifiers. G.A. Hoile and H.C. Reader p574
Residual phase noise performance of X-band GaAs FET amplifiers at liquid nitrogen temperature. M. Mizan and R. McGowan p37
Silicon-on-sapphire MOSFET model for analogue circuit simulation. R. Howes, W. Redman-White, K.G. Nichols, S.J. Murray and P.J. Mole p33
Voltage-mode and current-mode Sallen-Key implementations based on translinear conveyors. A. Fabre and J.-L. Houle p491

ANALOGUE COMPUTERS AND COMPUTATION

Go/no-go testing of analogue macros. M.A. Al-Qutayri and P.R. Shepherd p534

ANALOGUE FILTERS

Computer-aided interactive filter design using templates. M.R. Frater and D.B. Pike p277

ARRAY PROCESSING

Full systolic binary multiplier. J. Arechabala, E.I. Boemo, J. Meneses, F. Moreno and C. Lopez Barrio p188
Performance trade-offs of globally clocked data-driven arrays. A. Spray and S. Jones p527

CIRCUIT THEORY AND DESIGN

Adaptive learning circuit based on the Walsh transform. V.G. Endean p23
Associative memory integrated circuit based on neural mutual inhibition. S.M.S. Jalaleddine and L.G. Johnson p445
Behavioural synthesis support system for undergraduate teaching. J. Ainscough, D.M. Southall, S. Oakey and A. Goodwin p149
Class of undetectable stuck-open branches in CMOS memory elements. A. Rubio, S. Kajihara and K. Kinoshita p503
Design of an analogue subthreshold multiplier suitable for implementing an artificial neural network. R.L. Walke, S.F. Quigley and P.W. Webb p261
Generalised approach to automatic custom layout of analogue ICs. D.J. Chen and B.J. Sheu p481
Implementation of an IC design teaching course. P.R. Shepherd and J.D. Martin p161
Low-voltage BICMOS vertical OTA. J. Ramírez-Angulo p553
Parameter identification approach to fault diagnosis of switched capacitor circuits. A.E. Salama and F.Z. Amer p467
Performance prediction and function recovery of CMOS circuits damaged by Co-60 irradiation. K.-S. Chang-Liao and J.-G. Hwu p319
Reduced-order models of 2-D linear discrete separable-denominator system using bilinear Routh approximations. T.-Y. Guo, C. Hwang, L.-S. Shieh and C.-H. Chen p45
Silicon-on-sapphire MOSFET model for analogue circuit simulation. R. Howes, W. Redman-White, K.G. Nichols, S.J. Murray and P.J. Mole p33
Simple analytical model for short-channel MOS devices. H.-C. Chow, W.-S. Feng and J.B. Kuo p405

COMPUTER SIMULATION

Simple and direct computer simulation of continuous-mode resonant convertors in steady state. R. Rabinovici and B.Z. Kaplan p411

COMPUTER-AIDED DESIGN

The UK ECAD initiative 1986–1991: an appraisal. P.L. Jones p143
VLSI design and CAE at Exeter University. R. Cobley p183

CONTROL SYSTEMS

Electronic design automation (EDA) techniques for the design of power electronic control systems. E.B. Patterson, P.G. Holmes and D. Morley p191

CONVERTORS

Novel A/D convertor with median filtering of programmable window length. B.D. Liu, C.S. Tsay, C.H. Chen and R.L. Fuh p621
Resistively variable capacitors using general impedance convertors. A. Carlosena, D. Müller and G.S. Moschytz p507
Simple and direct computer simulation of continuous-mode resonant convertors in steady state. R. Rabinovici and B.Z. Kaplan p411
Static- and dynamic-circuit models of PWM buck-derived DC–DC convertors. D. Czarkowski and M.K. Kazimierczuk p669

CROSSTALK

Crosstalk tolerant latch circuit. A. Rubio, J. Pons and R. Anglada p5

DESIGN

Electronic design automation (EDA) techniques for the design of power electronic control systems. E.B. Patterson, P.G. Holmes and D. Morley p191
Generation, design and tuning of OTA-C high-frequency sinusoidal oscillators. B. Linares-Barranco, A. Rodríguez-Vázquez, E. Sánchez-Sinencio and J.L. Huertas p557
Simple methods for the design of 2D recursive digital filters with noncircular cutoff boundary. M. Ahmadi, A. Mazinani, M. Shridhar and V. Ramachandran p427

DIGITAL CIRCUITS

Diagnosis of multiple faults in combinational digital circuits by modelling of transition propagation along critical paths. S.J. Sangwine p594

DIGITAL COMMUNICATION SYSTEMS

DIRECS: system design of a 100 Mbit/s digital receiver. O. Joeressen, M. Oerder, R. Serra and H. Meyr p222
High-performance bit-serial adders and multipliers. G. Bi and E.V. Jones p109

DIGITAL FILTERS

Design of efficient digital filters satisfying arbitrary loss and delay specifications. S.S. Lawson and A. Wicks p611
Design of zero-phase spherically symmetric N-dimensional IIR digital filters. C. Charalambous and M.M. Saleh p419
On evaluation of the product $H(z_1, z_2)H(z_1^{-1}, z_2^{-1})$. K. Benmahammed p413
Recursive Hartley filter — a new efficient digital-prefilter structure. J.-C. Liu and T.-P. Lin p438
Simple methods for the design of 2D recursive digital filters with noncircular cutoff boundary. M. Ahmadi, A. Mazinani, M. Shridhar and V. Ramachandran p427

DIGITAL-ANALOGUE CONVERSION

Sigma-delta modulators with multibit quantising elements and single-bit feedback. T.C. Leslie and B. Singh p356

DIODES

Optically driven photoconductive devices for power switching application. Part I: Theory and experimental results. H. Shakouri and J.J. Liou p343
Optically driven photoconductive devices for power switching application. Part II: Thermal modelling including heat sink. J.J. Liou and J.S. Yuan p350

EDUCATION AND TRAINING

Implementation of an IC design teaching course. P.R. Shepherd and J.D. Martin p161
Neural network processor: A vehicle for teaching system design. P.Y.K. Cheung, A. Ferrari, P. de Wilde and G. Benyon-Tinker p244
VLSI design and CAE at Exeter University. R. Cobley p183
VLSI design training and education in the University of Cantabria within EUROCHIP. S. Bracho, E. Villar, M. Martínez, P. Sánchez and M.A. Allende p234
VLSI design: developments in teaching and research at the University of Essex. R.E. Massara, J. Standeven, M.J. Colley, A.D.P. Green, R.J. Mack, S. Monaghan, P.D. Noakes, G.J. Ritchie and V.K. Sagar p171
VLSI project management in an undergraduate course. C.G.M. Harrison, P.L. Jones and D. King p167

EDUCATIONAL PROJECTS

Behavioural synthesis support system for undergraduate teaching. J. Ainscough, D.M. Southall, S. Oakey and A. Goodwin p149

ERRORS AND ERROR ANALYSIS

Specification of error amplifiers for use in feedforward transmitters. R.J. Wilkinson and P.B. Kenington p477

FAULT DETECTION

Fault diagnosis in large analogue circuits based on hybrid decomposition. A.A. Hatzopoulos and J.M. Kontoleon p311

FAULT LOCATION

Fault diagnosis in large analogue circuits based on hybrid decomposition. A.A. Hatzopoulos and J.M. Kontoleon p311

FEEDBACK

Exact noise figure of a noisy two-port with feedback. V.M.T. Lam, C.R. Poole and P.C.L. Yip p473
Sigma-delta modulators with multibit quantising elements and single-bit feedback. T.C. Leslie and B. Singh p356

FILTERS AND FILTERING

Automated synthesis of switched-capacitor ladder filters within an analogue silicon compilation environment. A.T. Younis and R.E. Massara p249
Bit-sliced median filter design based on majority gate. C.L. Lee and C.-W. Jen p63
Computer-aided interactive filter design using templates. M.R. Frater and D.B. Pike p277
Design of switched-capacitor FIR filters with application to a low-power MFSK receiver. A. Dąbrowski, U. Menzi and G.S. Moschytz p450
Design of zero-phase spherically symmetric N-dimensional IIR digital filters. C. Charalambous and M.M. Saleh p419
Designing filters for polyphase filter banks. J.-H. Lee and W.-J. Kang p363
IIR filter design via optimal Hankel-norm approximation. B.-S. Chen, S.-C. Peng and B.-W. Chiou p586
Modelling and settling times of amplifiers in SC circuits. A. Robertini and W. Guggenbühl p131
New synthesis techniques for high order all-pole filters. M. Sandler p9
Systolic array architecture implementation of parasitic-insensitive switched-capacitor filters. R. Raut, B.B. Bhattacharyya and S.M. Faruque p384
Theory and design of LDI lattice digital and switched-capacitor filters. B. Nowrouzian p517

IMAGE PROCESSING

Design of sensor electronics for electrical capacitance tomography. S.M. Huang, C.G. Xie, R. Thorn, D. Snowden and M.S. Beck p83
Design of zero-phase spherically symmetric N-dimensional IIR digital filters. C. Charalambous and M.M. Saleh p419
Electrical capacitance tomography for flow imaging: system model for development of image reconstruction algorithms and design of primary sensors. C.G. Xie, S.M. Huang, B.S. Hoyle, R. Thorn, C. Lenn, D. Snowden and M.S. Beck p89

Tomographic imaging of industrial process equipment: techniques and applications. F.J. Dickin, B.S. Hoyle, A Hunt, S.M. Huang, O. Ilyas, C. Lenn, R.C. Waterfall, R.A. Williams, C.G. Xie and M.S. Beck p72

INSTRUMENTATION AND MEASURING SCIENCE

Inversion of continued-fraction expansion of multidimensional transfer functions using derivatives and graphs. C.S. Gargour, V. Ramachandran and M. Ahmadi p395
Microwave probe for circuit/device testing. J. Rodriguez-Tellez p333

INTEGRATED CIRCUITS

Design of basic CMOS cell library. J.W.W. Chong and R.G. Forbes p256
Development of generic testing strategies for mixed-signal integrated circuits. T.I. Pritchard, P.S.A. Evans and D. Taylor p231
Generalised approach to automatic custom layout of analogue ICs. D.J. Chen and B.J. Sheu p481
High speed primitives of hardware accelerators for DSP in GaAs technology. R. Sarmiento, P.P. Carballo and A. Núñez p205
Implementation of an IC design teaching course. P.R. Shepherd and J.D. Martin p161
Simulation of a class of integrated circuits using spreadsheets. A. El-Hajj, K.Y. Kabalan and M. Yehia p607
Teaching full-custom design skills using ChipWise. L.T. Walczowski, W.A.J. Waller and E. Wells p154

LOAD AND VOLTAGE REGULATION

Rapid determination of long generation lifetime. X. Zhang p1

LOGIC

Alternative approach to ASIC design methodology based on reconfigurable logic devices. J. Dunlop, D. Girma and P. Lysaght p217
Bit-sliced median filter design based on majority gate. C.L. Lee and C.-W. Jen p63
Simulation of a class of integrated circuits using spreadsheets. A. El-Hajj, K.Y. Kabalan and M. Yehia p607

MAGNETIC DEVICES AND PROPERTIES

Study and characterisation of MOSFET integrated magnetodetector based on hot carrier detection. A. El-Hennawy and F. Al-Ghamdi p119

MATHEMATICAL TECHNIQUES

100 Mbit/s adaptive data compressor design using selectively shiftable content-addressable memory. S. Jones p498
Adaptive learning circuit based on the Walsh transform. V.G. Endean p23
Conjugate gradient algorithm for efficient training of artificial neural networks. C. Charalambous p301
Electrical capacitance tomography for flow imaging: system model for development of image reconstruction algorithms and design of primary sensors. C.G. Xie, S.M. Huang, B.S. Hoyle, R. Thorn, C. Lenn, D. Snowden and M.S. Beck p89
IIR filter design via optimal Hankel-norm approximation. B.-S. Chen, S.-C. Peng and B.-W. Chiou p586
On the design of VLSI arrays for discrete Fourier transform. C.-M. Liu and C.-W. Jen p541
Optimisation approach to the analysis of piecewise-linear convex circuits. S. Osowski p295
Probabilistic approach for hot electron transport. C.F. Fernandes and H.A. Santos p569
Reduced-order models of 2-D linear discrete separable-denominator system using bilinear Routh approximations. T.-Y. Guo, C. Hwang, L.-S. Shieh and C.-H. Chen p45
Software based linearisation of thermistor type nonlinearity. D. Ghosh and D. Patranabis p339

METAL-OXIDE-SEMICONDUCTOR STRUCTURES

Compatibility of switched capacitor filters with VLSI processes. J.C.M. Bermudez, M.C. Schneider and C.G. Montoro p413
Simple analytical model for short-channel MOS devices. H.-C. Chow, W.-S. Feng and J.B. Kuo p405

MICROWAVE CIRCUITS AND NETWORKS

Exact noise figure of a noisy two-port with feedback. V.M.T. Lam, C.R. Poole and P.C.L. Yip p473

MODULATION

Adaptive quantisation for one-bit sigma-delta modulation. J. Yu, M.B. Sandler and R.E. Hawken p39
DIRECS: system design of a 100 Mbit/s digital receiver. O. Joeressen, M. Oerder, R. Serra and H. Meyr p222
Fundamental limitations of switched-capacitor sigma-delta modulators. V.F. Dias, G. Palmisano, P. O'Leary and F. Maloberti p27
Noise in mixed continuous-time switched-capacitor sigma-delta modulators. V.F. Dias, G. Palmisano and F. Maloberti p680
Sigma-delta modulators with multibit quantising elements and single-bit feedback. T.C. Leslie and B. Singh p356

NETWORKS

Analogy between VLSI floorplanning problems and realisation of a resistive network. I. Cederbaum p99
Conjugate gradient algorithm for efficient training of artificial neural networks. C. Charalambous p301
Diakoptic and large change sensitivity analysis. G.N. Stenbakken and J.A. Starzyk p114

NOISE AND INTERFERENCE

Noise characteristics of *n*-channel deep-depletion mode MOS transistors. C. Carruthers and J. Mavor p377
Noise in mixed continuous-time switched-capacitor sigma-delta modulators. V.F. Dias, G. Palmisano and F. Maloberti p680
Residual phase noise performance of X-band GaAs FET amplifiers at liquid nitrogen temperature. M. Mizan and R. McGowan p37

NONLINEAR SYSTEMS

Software based linearisation of thermistor type nonlinearity. D. Ghosh and D. Patranabis p339

OPTICAL SWITCHING

Optically driven photoconductive devices for power switching application. Part I: Theory and experimental results. H. Shakouri and J.J. Liou p343
Optically driven photoconductive devices for power switching application. Part II: Thermal modelling including heat sink. J.J. Liou and J.S. Yuan p350

OPTICS

GaAs MMIC optical receiver with embedded signal processing. I. Darwazeh, P.M. Lane, W.P. Marnane, P. Moreira, L.R. Watkins, M.H. Capstick and J.J. O'Reilly p241

OPTIMISATION

Improved objective function for device model parameter extraction. M.G. Middelhoek p126

PICTURE PROCESSING AND PATTERN RECOGNITION

Design and VLSI implementation of a pattern classifier using pseudo 2D cellular automata. P. Tzionas, Ph. Tsalides and A. Thanailakis p661

POWER ELECTRONICS

Analysis of a Class E rectifier with a series capacitor. M.K. Kazimierczuk and W. Szaraniec p269

POWER SYSTEMS AND PLANT

Tellegen theorem and modelling of power systems — PV buses and nonlinear formulas. L.A.F.M. Ferreira p136

RADIATION

Performance prediction and function recovery of CMOS circuits damaged by Co-60 irradiation. K.-S. Chang-Liao and J.-G. Hwu p319
The effect of substrate resistivity on threshold voltage shifts due to radiation-induced damage in IGFET. A.D. Savio, P.K. Bhattacharya, G.S. Kousik and R.P. Nandakumar p400

SEMICONDUCTOR DEVICES AND MATERIALS

CMOS ring oscillators as teaching tools. D.F. Moore, D.M. Holburn, C.E. Nockolds and G.C. Rosolen p199
Design of a residue arithmetic multiplier. H.M. Razavi and J. Battelini p581
Design, selection and implementation of flash erase EEPROM memory cells. A.A.M. Amin p370
Five-parameter DC GaAs MESFET model for nonlinear circuit design. J. Rodriguez-Tellez and P.J. England p325
Generation, design and tuning of OTA-C high-frequency sinusoidal oscillators. B. Linares-Barranco, A. Rodríguez-Vázquez, E. Sánchez-Sinencio and J.L. Huertas p557
Improved objective function for device model parameter extraction. M.G. Middelhoek p126
Optically driven photoconductive devices for power switching application. Part I: Theory and experimental results. H. Shakouri and J.J. Liou p343
Optically driven photoconductive devices for power switching application. Part II: Thermal modelling including heat sink. J.J. Liou and J.S. Yuan p350
Semiconductor device physics and modelling. Part 1: Overview of fundamental theories and equations. J.J. Liou p646
Semiconductor device physics and modelling. Part 2: Overview of models and their applications. J.J. Liou p655
Silicon-on-sapphire MOSFET model for analogue circuit simulation. R. Howes, W. Redman-White, K.G. Nichols, S.J. Murray and P.J. Mole p33
Simple analytical model for short-channel MOS devices. H.-C. Chow, W.-S. Feng and J.B. Kuo p405
Study and characterisation of MOSFET integrated magnetodetector based on hot carrier detection. A. El-Hennawy and F. Al-Ghamdi p119

SIGNAL PROCESSING

Adaptive quantisation for one-bit sigma-delta modulation. J. Yu, M.B. Sandler and R.E. Hawken p39
Analysis and simulation of automatic bias reduction circuit in a coherent detector. J. Mar and H.J. Yuh p57
Design of an analogue subthreshold multiplier suitable for implementing an artificial neural network. R.L. Walke, S.F. Quigley and P.W. Webb p261
Efficient convertors for residue and quadratic-residue number systems. T. Stouraitis p626
High-performance bit-serial adders and multipliers. G. Bi and E.V. Jones p109
New synthesis techniques for high order all-pole filters. M. Sandler p9
Noise characteristics of *n*-channel deep-depletion mode MOS transistors. C. Carruthers and J. Mavor p377
Novel A/D convertor with median filtering of programmable window length. B.D. Liu, C.S. Tsay, C.H. Chen and R.L. Fuh p621

SIMULATION

Design of basic CMOS cell library. J.W.W. Chong and R.G. Forbes p256
Five-parameter DC GaAs MESFET model for nonlinear circuit design. J. Rodriguez-Tellez and P.J. England p325
Improved objective function for device model parameter extraction. M.G. Middelhoek p126
Modelling and test generation for MOS transmission gate stuck-open faults. M. Belkadi and H.T. Mouftah p17
Probabilistic approach for hot electron transport. C.F. Fernandes and H.A. Santos p569
Semiconductor device physics and modelling. Part 1: Overview of fundamental theories and equations. J.J. Liou p646
Semiconductor device physics and modelling. Part 2: Overview of models and their applications. J.J. Liou p655
Tellegen theorem and modelling of power systems — PV buses and nonlinear formulas. L.A.F.M. Ferreira p136

SWITCHED CAPACITOR FILTERS

Compatibility of switched capacitor filters with VLSI processes. J.C.M. Bermudez, M.C. Schneider and C.G. Montoro p413
Fundamental limitations of switched-capacitor sigma-delta modulators. V.F. Dias, G. Palmisano, P. O'Leary and F. Maloberti p27

SWITCHES AND SWITCHING THEORY

Parameter identification approach to fault diagnosis of switched capacitor circuits. A.E. Salama and F.Z. Amer p467

TRANSIENTS

Low temperature behaviour of channel transit time constant in MOS transistor. A. Srivastava p104

TRANSISTORS

Low temperature behaviour of channel transit time constant in MOS transistor. A. Srivastava p104
Noise characteristics of *n*-channel deep-depletion mode MOS transistors. C. Carruthers and J. Mavor p377
Radiation hardened high performance CMOS VLSI circuit designs. H. Hatano p287
The effect of substrate resistivity on threshold voltage shifts due to radiation-induced damage in IGFET. A.D. Savio, P.K. Bhattacharya, G.S. Kousik and R.P. Nandakumar p400

TRANSMISSION LINES

Modelling and test generation for MOS transmission gate stuck-open faults. M. Belkadi and H.T. Mouftah p17

VERY LARGE SCALE INTEGRATION

Analogy between VLSI floorplanning problems and realisation of a resistive network. I. Cederbaum p99
Compatibility of switched capacitor filters with VLSI processes. J.C.M. Bermudez, M.C. Schneider and C.G. Montoro p413
Crosstalk tolerant latch circuit. A. Rubio, J. Pons and R. Anglada p5
DIRECS: system design of a 100 Mbit/s digital receiver. O. Joeressen, M. Oerder, R. Serra and H. Meyr p222
Design of an analogue subthreshold multiplier suitable for implementing an artificial neural network. R.L. Walke, S.F. Quigley and P.W. Webb p261
Full systolic binary multiplier. J. Arechabala, E.I. Boemo, J. Meneses, F. Moreno and C. Lopez Barrio p188
Low-voltage BICMOS vertical OTA. J. Ramírez-Angulo p553
Neural network processor: A vehicle for teaching system design. P.Y.K. Cheung, A. Ferrari, P. de Wilde and G. Benyon-Tinker p244
On the design of VLSI arrays for discrete Fourier transform. C.-M. Liu and C.-W. Jen p541
Skew-free clock distribution for standard-cell VLSI designs. G.M. Blair p265
Technique for 1-dimensional VLSI layout generation. U. Singh and C.Y.R. Chen p635
VLSI design and CAE at Exeter University. R. Cobley p183
VLSI design training and education in the University of Cantabria within EUROCHIP. S. Bracho, E. Villar, M. Martínez, P. Sánchez and M.A. Allende p234
VLSI design: developments in teaching and research at the University of Essex. R.E. Massara, J. Standeven, M.J. Colley, A.D.P. Green, R.J. Mack, S. Monaghan, P.D. Noakes, G.J. Ritchie and V.K. Sagar p171